library verilog;
use verilog.vl_types.all;
entity decoder2 is
    port(
        seg_021         : out    vl_logic_vector(6 downto 0);
        code_021        : in     vl_logic_vector(3 downto 0)
    );
end decoder2;
